Login / Signup

Design and modeling of PLL-based clock and data recovery circuits with periodically embedded clock encoding for intra-panel interfaces.

Hsi-En LiuChun-Jen SuChih-Kang ChengWen-Kuen Liu
Published in: ISCAS (2016)
Keyphrases