A low-voltage CMOS switch with a novel clock boosting scheme.

Published in: IEEE Trans. Circuits Syst. II Express Briefs (2005)

Keyphrases

low voltage
high speed
cmos technology
power consumption
power management
power line
design considerations
random access memory
low power
real time
digital images
parallel processing