C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A low-overhead RO PUF design for Xilinx FPGAs.
Songwei Pei
Jingdong Zhang
Ruonan Wang
Published in:
IEICE Electron. Express (2018)
Keyphrases
</>
low overhead
hardware implementation
field programmable gate array
image processing
fpga implementation
high speed
mobile phone
hardware architecture
multi agent
data streams
load balancing
high reliability
fpga device