Login / Signup

A low-overhead RO PUF design for Xilinx FPGAs.

Songwei PeiJingdong ZhangRuonan Wang
Published in: IEICE Electron. Express (2018)
Keyphrases