Sign in

A design methodology for SAR ADC optimal redundancy bit.

Toru OkazakiDaisuke KanemotoRamesh K. PokharelKeiji YoshidaHaruichi Kanaya
Published in: IEICE Electron. Express (2014)
Keyphrases