Login / Signup
Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis.
Johannes de Fine Licht
Grzegorz Kwasniewski
Torsten Hoefler
Published in:
FPGA (2020)
Keyphrases
</>
matrix multiplication
high level synthesis
parallel architecture
distributed memory
shared memory
data acquisition
message passing
matrix factorization
parallel implementation
three dimensional
search algorithm
post processing
computer aided
hardware implementation
field programmable gate array