Automatic test pattern generation for virtual hardware model using constrained symbolic execution.