Login / Signup

An efficient stream memory architecture for heterogeneous multicore processor.

Rangyu DengWeixia XuQiang DouHongwei ZhouZefu DaiHaiyan Chen
Published in: ISCC (2009)
Keyphrases