A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM.

Published in: IEEE J. Solid State Circuits (2004)

Keyphrases