Login / Signup
A 26-28-Gb/s Full-Rate Clock and Data Recovery Circuit With Embedded Equalizer in 65-nm CMOS.
Li Sun
Quan Pan
Keh-Chung Wang
C. Patrick Yue
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2014)
Keyphrases
</>
high speed
data sets
data collection
database
image data
data points
data structure
data sources
data streams
input data
data processing
statistical analysis
raw data
data analysis
training data
data mining techniques
databases
data quality
analog vlsi