Login / Signup

Circuit Switched Run-Time Adaptive Network-on-Chip for Image Processing Applications.

Lars BraunMichael HübnerJürgen BeckerThomas PerschkeVolker SchatzStefan Bach
Published in: FPL (2007)
Keyphrases
  • image processing
  • network on chip
  • computer vision
  • power dissipation
  • image segmentation
  • high speed
  • pattern recognition
  • image processing algorithms
  • multi processor
  • signal processing
  • real time
  • network simulator