Login / Signup
Reconfigurable Cache Implemented on an FPGA.
A. D. Santana Gil
José Ignacio Benavides Benítez
Manuel Hernandez Calviño
Ezequiel Herruzo Gomez
Published in:
ReConFig (2010)
Keyphrases
</>
hardware implementation
field programmable gate array
low cost
reconfigurable hardware
digital signal
fpga hardware
systolic array
fpga device
real time
image processing
reconfigurable architecture
fpga technology
prefetching
signal processing
web caching
single chip
parallel computing
data access