Login / Signup
A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks.
Mingqiang Huang
Yucen Liu
Changhai Man
Kai Li
Quan Cheng
Wei Mao
Hao Yu
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2022)
Keyphrases
</>
deep learning
neural network
unsupervised feature learning
unsupervised learning
pattern recognition
deep architectures
back propagation
mental models
neural nets
restricted boltzmann machine
data mining
computer vision
feature vectors
shared memory
weakly supervised