Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-Switched Inter-FPGA Networks.
Marius MeyerTobias KenterChristian PlesslPublished in: CoRR (2022)
Keyphrases
- high speed
- high performance computing
- field programmable gate array
- power reduction
- gate array
- hardware implementation
- low cost
- real time image processing
- parallel computing
- real time
- massively parallel
- hardware architecture
- hardware design
- verilog hdl
- scientific computing
- parallel architecture
- general purpose
- low power
- message passing
- software implementation
- parallel hardware
- dedicated hardware
- fpga implementation
- message passing interface
- single chip
- parallel algorithm
- signal processing
- fpga device
- power consumption
- hardware architectures
- hardware description language
- circuit design
- social networks