Login / Signup
A parallel architecture for implementation of filters based on order statistics.
Antonios Gasteratos
Ioannis Andreadis
Philippos Tsalides
Published in:
Pattern Recognit. Lett. (1998)
Keyphrases
</>
order statistics
parallel architecture
hardware implementation
median filter
high level synthesis
parallel processing
parallel implementation
window size
shared memory
sampling algorithm
distributed memory
efficient implementation
machine learning
signal processing