Login / Signup
Efficient Hardware Debugging Using Parameterized FPGA Reconfiguration.
Alexandra Kourfali
Dirk Stroobandt
Published in:
IPDPS Workshops (2016)
Keyphrases
</>
hardware implementation
real time
low cost
field programmable gate array
hardware design
hardware architecture
neural network
computationally efficient
cost effective
software implementation
high speed
signal processing
hardware and software
reconfigurable hardware
parallel hardware