Login / Signup
Analysis and Design of a Low Power Double Tail Comparator with Dynamic Bias in 5nm FinFET Technology.
Valentina Marazzi
Enrico Monaco
Claudio Nani
Danilo Manstretta
Published in:
PRIME (2023)
Keyphrases
</>
low power
cmos technology
nm technology
gate array
power consumption
high speed
low cost
single chip
low power consumption
wireless transmission
vlsi architecture
logic circuits
high power
power reduction
power dissipation
mixed signal
low voltage
embedded systems
ultra low power