Login / Signup

A 2GHz-to-7.5GHz quadrature clock-generator using digital delay locked loops for multi-standard I/Os in 14nm CMOS.

Amr ElshazlyAjay BalankuttyYan-Yu HuangKai YuFrank O'Mahony
Published in: VLSIC (2014)
Keyphrases