Interfacing Cores with On-chip Packet-Switched Networks.

Praveen Bhojwani Rabi N. Mahapatra

Published in: VLSI Design (2003)

Keyphrases

switched networks
processor core
level parallelism
network design
high speed
learning path
data acquisition
interconnection networks
network devices
e learning
routing protocol
learning materials