Login / Signup

Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA.

Junsong WangQiuwen LouXiaofan ZhangChao ZhuYonghua LinDeming Chen
Published in: FPL (2018)
Keyphrases