Login / Signup

Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach.

José OliverCarlos ÁlvarezTeresa CerveroXavier MartorellJohn D. DavisEduard Ayguadé
Published in: FPL (2023)
Keyphrases
  • data compression
  • rows and columns
  • dct coefficients
  • field programmable gate array
  • fixed size
  • search engine
  • clustering algorithm
  • digital images
  • image blocks
  • block wise
  • row column