Login / Signup
A Novel and Efficient Hardware Accelerator Architecture for Signal Normalization.
Gibin ChackoGeorge
Abhishek Moitra
Sriyash Caculo
A. Amalin Prince
J. J. U. Buch
Surya K. Pathak
Published in:
Circuits Syst. Signal Process. (2020)
Keyphrases
</>
real time
hardware architecture
low cost
signal processing
vlsi architecture
vlsi implementation
parallel architectures
network architecture
computing systems
field programmable gate array
hardware and software
preprocessing
parallel implementation
parallel architecture
high speed
multithreading
image processing