A chip-set for a high-speed low-cost floating-point unit.

J. B. Gosling John H. Zurawski David B. G. Edwards

Published in: IEEE Symposium on Computer Arithmetic (1981)

Keyphrases

high speed
low cost
low power
small number
bayesian networks
state space
real time
image segmentation
reinforcement learning
power consumption
single chip