Login / Signup
Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control.
Mo Qiu
Simin Yu
Yuqiong Wen
Jinhu Lü
Jianbin He
Zhuosheng Lin
Published in:
Int. J. Bifurc. Chaos (2017)
Keyphrases
</>
fpga implementation
fixed point
dynamic programming
verilog hdl
learning algorithm
matching algorithm
pattern recognition
search space
state machine
policy iteration
fine grained
energy function
model free
embedded systems
sufficient conditions
control system
pairwise
similarity measure