The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip.

W. J. Bainbridge Luis A. Plana Stephen B. Furber

Published in: DATE (2004)

Keyphrases

smart card
network on chip
design process
single chip
high speed
cmos technology
power dissipation