Login / Signup
Area and power-efficient innovative congestion-aware Network-on-Chip architecture.
Chifeng Wang
Wen-Hsiang Hu
Seung Eun Lee
Nader Bagherzadeh
Published in:
J. Syst. Archit. (2011)
Keyphrases
</>
network on chip
power consumption
multi processor