Login / Signup
VSDCA: A Voltage Sensing Differential Column Architecture Based on 1T2R RRAM Array for Computing-in-Memory Accelerators.
Zhaokun Jing
Bonan Yan
Yuchao Yang
Ru Huang
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2022)
Keyphrases
</>
real time
management system
computing platform
power system
memory management
linear array
associative memory
processing elements
image sensor
memory access
memory hierarchy
computer systems
operating system
software architecture
computing systems
single chip