Login / Signup

A novel delay optimization method for a critical path in VLSI design.

Xiaolong MaMinshun WuJiangtao XuGuican Chen
Published in: IEICE Electron. Express (2013)
Keyphrases