Login / Signup

Fault-Tolerant Irregular Topology Design Method for Network-on-Chips.

Suleyman TosunVahid Babaei AjabshirOzge MercanogluÖzcan Özturk
Published in: DSD (2014)
Keyphrases
  • fault tolerant
  • fault tolerance
  • load balancing
  • multi agent systems
  • software engineering
  • distributed systems
  • network structure
  • interconnection networks
  • neural network
  • network model
  • chip design