Speed-Area-Power Efficient Ternary Logic Gate Implementation Based on Typical MOS Transistors.

Gihyeon Jeon Daejin Park

Published in: ICEIC (2024)

Keyphrases

efficient implementation
high speed
databases
real world
highly optimized
computationally efficient
cost effective
computationally expensive