Login / Signup
A High Speed VLSI Architecture for Scaleable ATM Switches.
Paul Shipley
Sherif Sayed
Magdy A. Bayoumi
Published in:
Great Lakes Symposium on VLSI (1996)
Keyphrases
</>
vlsi architecture
high speed
low power
real time
low complexity
vlsi implementation
power consumption
low cost
image processing
computer vision
signal processing
motion compensation
frame rate