FazyRV: Closing the Gap between 32-Bit and Bit-Serial RISC-V Cores with a Scalable Implementation.

Meinhard Kissich Marcel Baunach

Published in: CF (2024)

Keyphrases

bit parallel
neural network
hardware architecture
low cost
morphological operators
instruction set
random access memory
magnetic tape