An address remapping algorithm to reduce power consumption in NoC-based chip-multiprocessors.

Shuyu Chen Letian Huang Song Li

Published in: ISOCC (2016)

Keyphrases

power consumption
low power
high speed
parallel implementation
hardware implementation
power dissipation
network on chip