LUT-DSP usage trade-off for re-configurable convolution acceleration core based on small logarithmic floating point representation.
Botao XiongSheng FanXintong HeZezhao ZhouRunhua YangSicun LiRensheng ShenYuchun ChangPublished in: Int. J. Circuit Theory Appl. (2024)