Login / Signup

A Multiway Partitioning Algorithm for Parallel Gate Level Verilog Simulation.

Lijun LiCarl Tropper
Published in: ICPP (2008)
Keyphrases
  • partitioning algorithm
  • graph partitioning
  • dimensionality reduction