A LUT based Approach for High Level Synthesis on FPGAs.

Loïc Lagadec Bernard Pottier Oscar Villellas Erwan Fabiani Catherine Dezan

Published in: IWLS (2002)

Keyphrases

high level synthesis
parallel architecture
hardware implementation
lookup table
design space exploration
gray level
pattern recognition
higher order
low cost
field programmable gate array