Login / Signup
A 30 MHz DDS clock generator with sub-ns time domain interpolator and -50 dBc spurious level.
Antti Heiskanen
Antti Mäntyniemi
Timo Rahkonen
Published in:
ISCAS (4) (2001)
Keyphrases
</>
high speed
frequency domain
case study
image processing
multiscale
neural network