Design challenges in 45nm and below: DFM, low-power and design for reliability.

Philippe Magarshack

Published in: ACM Great Lakes Symposium on VLSI (2007)

Keyphrases

low power
high speed
vlsi architecture
single chip
logic circuits
real time
image processing
low cost
power consumption
cmos technology
design process
low power consumption