• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A Low Power Online Test Method for FPGA Single Solder Joint Resistance.

Nantian WangXiaoyu MaXiaobin XuZiqiao Rui
Published in: J. Electron. Test. (2017)
Keyphrases
  • low power
  • low cost
  • high speed
  • power consumption
  • real time
  • single chip
  • gate array