A novel systolic array processor for MVDR beamforming.

C. F. T. Tang K. J. Ray Liu

Published in: ICASSP (1992)

Keyphrases

systolic array
reconfigurable architecture
parallel architecture
data flow
minimum variance
frequency domain
hardware implementation
linear array
blind source separation
parallel processing