Effects of parasitic admittances in active synthesis of current-mode circuits.

Peter B. Aronhime Zbigniew Lata Jie Deng Brent Maundy

Published in: ISCAS (2) (1999)

Keyphrases

analog circuits
high speed
low voltage
logic synthesis
analog vlsi
data sets
data mining
artificial intelligence
e learning