Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs.