Login / Signup
Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era.
George Patsilaras
Niket K. Choudhary
James Tuck
Published in:
ACM Trans. Archit. Code Optim. (2012)
Keyphrases
</>
level parallelism
memory bandwidth
instruction set
parallel processing
multi core processors
artificial intelligence
low cost