Login / Signup

Design of a highly parallel IEEE standard floating point unit: the Cyrix 83D87 coprocessor.

David W. Matula
Published in: SPDP (1990)
Keyphrases
  • highly parallel
  • single chip
  • real time
  • efficient implementation
  • graphical models
  • floating point
  • parallel architectures