Login / Signup
Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy.
Wooil Kim
Sanket Tavarageri
P. Sadayappan
Josep Torrellas
Published in:
IPDPS (2016)
Keyphrases
</>
multithreading
high level language
embedded processors
memory hierarchy
low cost
hardware and software
programming language
highly parallel
parallel computing
programming environment
database machines
computer systems
hierarchical structure
memory subsystem
shared memory multiprocessor
processor core
computing power
computational power
real time
query processing
computing systems
memory access
virtual memory
prefetching
speculative execution
shared memory multiprocessors
cache misses
multiprocessor systems
memory management
programming course
computer programming
object oriented programming
massively parallel
hardware implementation
scheduling algorithm
main memory
input output