Login / Signup

A compact 14-bit 110 KS/s two-stage incremental ΣΔ ADC for CMOS image sensors.

Francesco GiorgioBhaskar Choubey
Published in: MWSCAS (2017)
Keyphrases