An efficient systolic array VLSI cell architecture for the implementation of transversal filter based on the quadratic residue number systems.