Sign in
ECI: a Customizable Cache Coherency Stack for Hybrid FPGA-CPU Architectures.
Abishek Ramdas
Michael Giardino
Runbin Shi
Adam Turowski
David Cock
Gustavo Alonso
Timothy Roscoe
Published in:
CoRR (2022)
Keyphrases
</>
memory hierarchy
computing power
cache misses
high speed
main memory
hardware implementation
memory management
memory access
signal processing
low cost
prefetching
computer architecture
real time image processing
query processing
data access
efficient implementation