A Test-Clock Reduction Method for Scan-Designed Circuits.

Jau-Shien Chang Chen-Shang Lin

Published in: ITC (1994)

Keyphrases

reduction method
high speed
selection algorithm
variable precision
data sets
search algorithm
multi dimensional
genetic programming
data distribution
power consumption