Login / Signup
Variation-aware core-level redundancy scheme for reliable DSP computation in multi-core systems.
Wei-Ching Chu
Huai-Ting Li
Ching-Yao Chou
An-Yeu Andy Wu
Published in:
SiPS (2015)
Keyphrases
</>
multi core systems
signal processing
graph cuts
parallel computation