Login / Signup
An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs.
Alex K. Jones
Prithviraj Banerjee
Published in:
FPGA (2003)
Keyphrases
</>
main contribution
real time
low cost
lightweight
automatically generated
hardware implementation
parallel architectures
high level
probabilistic model
hardware and software
semi automated